

# Market Update

Peter Jenkins

Vice President, Marketing

24 November 2014

INVESTOR DAY  
**ASML** **SMALLTALK** 2014  
LONDON

# Forward looking statements

This document contains statements relating to certain projections and business trends that are forward-looking, including statements with respect to our outlook, expected customer demand in specified market segments, expected sales levels and trends, our market share, customer orders and systems backlog, IC unit demand, expected or indicative financial results or targets, including revenue, gross margin, expenses, gross margin percentage, opex percentage of sales, tax percentage, cash conversion cycle, capex percentage of sales, credit rating and earnings per share, expected shipments of tools and the timing thereof, including expected shipments of EUV and DUV tools, productivity of our tools and systems performance, including EUV system performance (such as endurance tests), the development of EUV technology and timing of shipments, development in IC technology, including shrink scenarios, NAND technology development and cost estimates, expectations on development of the shrink roadmap across all of our systems, upgradeability of our tools, system orders, customer transition estimates, expected transition scaling, forecasted industry developments, including expected smartphone, tablet and server use in future years, and expectations relating to new applications including wearable devices and connected devices, expected investment pay-back time for foundries, expected construction of additional holistic lithography infrastructure, the continuation of Moore's Law, and our dividend policy and intention to repurchase shares. You can generally identify these statements by the use of words like "may", "will", "could", "should", "project", "believe", "anticipate", "expect", "plan", "estimate", "forecast", "potential", "intend", "continue" and variations of these words or comparable words. These statements are not historical facts, but rather are based on current expectations, estimates, assumptions and projections about the business and our future financial results and readers should not place undue reliance on them.

Forward-looking statements do not guarantee future performance and involve risks and uncertainties. These risks and uncertainties include, without limitation, economic conditions, product demand and semiconductor equipment industry capacity, worldwide demand and manufacturing capacity utilization for semiconductors (the principal product of our customer base), the impact of general economic conditions on consumer confidence and demand for our customers' products, competitive products and pricing, affordability of shrink, the continuation of Moore's Law, the impact of manufacturing efficiencies and capacity constraints, performance of our systems, the continuing success of technology advances and the related pace of new product development and customer acceptance of new products and customers meeting their own development roadmaps, market demand for our existing products and for new products and our ability to maintain or increase our market share, the development of and customer demand for multi-patterning technology and our ability to meet overlay and patterning requirements, the number and timing of EUV systems expected to be shipped, our ability to enforce patents and protect intellectual property rights, the risk of intellectual property litigation, EUV system performance and customer acceptance, availability of raw materials and critical manufacturing equipment, trade environment, our ability to reduce costs, changes in exchange rates and tax rates, available cash, distributable reserves for dividend payments and share repurchases, changes in our treasury policy, including our dividend and repurchase policy, completion of sales orders, the risk that key assumptions underlying financial targets prove inaccurate, including assumptions relating to market share, lithography market growth and our customers' ability to reduce production costs, risks associated with Cymer, which we acquired in 2013, and other risks indicated in the risk factors included in ASML's Annual Report on Form 20-F and other filings with the US Securities and Exchange Commission. These forward-looking statements are made only as of the date of this document. We do not undertake to update or revise the forward-looking statements, whether as a result of new information, future events or otherwise.



## Outline

- **Introduction**
- ASML value drivers
- Market opportunity & affordability

# Some people are predicting the imminent end of Moore's law

ASML

Public  
Slide 4  
November 2014





## November 2014

Within a few years, you'll likely be carrying a smartphone.

# and plenty of ideas & competition on how to continue to shrink Logic

## Intel details 10nm, 7nm, 5nm process roadmap

Published on 14th May 2012 by Gareth Halfacree


Semiconductor giant Intel has revealed its roadmap for process technologies, which will see 10nm, 7nm and 5nm in 2015

## 7nm, 5nm, 3nm: The new materials and transistors that will take us to the limits of Moore's law

By Sebastian Ant... 2013 at 9:54 am | 38 Comments

## Researchers create transistors out of nanowire forests, for 'ultimate scaling'

By John Hewitt on May 1, 2013 at 2:00 pm | 3 Comments



## TSMC announces its first 16nm FinFET networking chip: 32-core ARM Cortex-A57

By Joel Hruska on September 26, 2014 at 9:10 am | 23 Comments

## Intel's Tri-Gate transistors: everything you need to know

22nm: the complete lowdown

By Dan Grabham May 6th 2011

## News & Analysis

## Intel, IBM Dueling 14nm FinFETS

IEDM reveals diametrically opposed approaches

R. Colin Johnson


10/21/2014 06:26 PM EDT

12 comments

## The race to the FinFETs

**Summary:** Chip makers are racing to complete new technology with 3-D transistors to meet demand for mobile devices that are faster and more efficient.


## Density Comparison




## Delivering Maximum Value with Leadership 14nm

- Aggressive gate pitch
- Smallest memory solution
- Innovative layout schemes for compact logic

## Smallest Area



## Logic Area Scaling




with denser and earlier than what others call "16nm" or "14nm"

# Customer Shrink Roadmap

**ASML**

























Public  
Slide 7  
November 2014



# Process evolution essential to enable increasing processing & graphics capabilities of mobile devices

*Shrink : Integrate functions, increase processor & memory capacity, improve speed & power efficiency, lower cost*

Add functions, increase die size, cost

65nm	45nm	32nm	28nm	22nm	20nm	14nm	
 <b>A2298</b> 72mm <sup>2</sup>	 <b>A4</b> 53mm <sup>2</sup>	 <b>Core i7-990</b> 240mm <sup>2</sup>	 <b>A6</b> 97mm <sup>2</sup>	 <b>A7</b> 102mm <sup>2</sup>	 <b>Core i7-4960</b> 257mm <sup>2</sup>	 <b>A8</b> 90mm <sup>2</sup>	 <b>Core M</b> 82mm <sup>2</sup>
 <b>Core2 E4700</b> 111mm <sup>2</sup>	 <b>A5</b> 122mm <sup>2</sup>	 <b>Exynos 3</b> 118mm <sup>2</sup>	 <b>S600</b> 88mm <sup>2</sup>	 <b>Exynos 5</b> 122mm <sup>2</sup>	 <b>Core i7-5960</b> 355mm <sup>2</sup>	 <b>A8x</b> 128mm <sup>2</sup>	 <b>Exynos 7420</b>
 <b>Core2 Q6700</b> 286mm <sup>2</sup>	 <b>A5X</b> 169mm <sup>2</sup>	 <b>Core i7-920</b> 263mm <sup>2</sup>	 <b>A6X</b> 123mm <sup>2</sup>	 <b>S800</b> 118mm <sup>2</sup>	 <b>Exynos 5420</b>	 <b>S810</b>	
		 <b>Core i7-3960</b> 435mm <sup>2</sup>					



# Process evolution essential to enable increasing processing & graphics capabilities of mobile devices

*Shrink : Integrate functions, increase processor & memory capacity, improve speed & power efficiency, lower cost*


*Add functions, increase die size, cost*

65nm	45nm	32nm	28nm	22nm	20nm	14nm
 <b>2009</b> iPhone 3G  Extreme Notebook  Systemax Ultra PC	 <b>2010</b> iPhone 4 iPad  <b>2011</b> iPhone 4S iPad 2  <b>2011</b> Galaxy S2  <b>2012</b> iPad 3 	 Alienware Laptop  Cobra PC	 <b>2013</b> iPhone 5S iPad Air  <b>2012</b> iPhone 5 iPad 3  <b>2012</b> iPad 4  HTC 1  <b>2013</b> Galaxy S4  Lenovo Vibe  Chromebook 2	 Touchscreen Laptop  2014 iPad Air 2	 <b>2014</b> iPhone 6/6+  <b>2014</b> iPad Air 2  Xperia Z4	 <b>2015</b> in mobile products 

*Products : Add functions e.g. cameras , increase screen & video resolution, improve data speed & battery lifetime*

# Enabling an ecosystem that has considerable financial means and strong incentives to drive innovation ...

Leading technology companies in the semiconductor industry ecosystem (EBIT 2013, B\$)



## Outline

- Introduction
- **ASML value drivers**
- Market opportunity & affordability

# EUV Value Driver : 3 ~ 5x Resolution Enhancement


## ArF immersion

$k_1$   
difficulty,  
limit = 0.25





## EUV

$$\text{Resolution} = k_1 \times \frac{\lambda}{\text{NA}}$$




$\lambda$   
Wavelength




NA  
Numerical  
Aperture

NA 1.35  
Maximum






NA 0.33  
Current



NA > 0.5  
Future


Resolution  
Minimum pitch





# There are multiple roads to shrink

Process Flow




- Suitable for 1D or 2D patterning
- Overlay control of each layer is a key

- Suitable for 1D layout. (← better CD, LWR control)
- May need multiple cut patterns


# EUV process simplification example :

## 2D Logic Metal Interconnect illustration


EUV Single patterning



ArFi LE<sup>4</sup> Patterning



ArFi SAQP



### # Steps

Mask

1

Etch

1

Spacer

4


4

6

9

4

# EUV Processing Cost per Layer saving: 20% ~ 130%



\* NXE:3350B, 95WPH, 30mJcm<sup>-2</sup>

# EUV Resolution Benefits > Patterning Cost Reduction




ASML

Public

Slide 16

November 2014

1 2D Patterning + 2 Process Simplification = 3 Lower Cost Shrink



## More effective shrink

- Smaller die due to reduced design constraints
- More die per wafer
- Higher yield

## Fewer process steps

- Higher defect limited yield
- Faster cycle times


- Lower patterning cost
- Fewer process steps
- More effective shrink
- Higher yield




# Customer roadmaps require continuous improvement in Lithography Overlay and Focus Performance

ASML holistic roadmap delivers both scanner & process application improvements to secure low rework & high yield in volume manufacturing

## Overlay [nm]



## Focus [nm]




# Overlay Value: 1nm improvement @ 20nm Logic Node


## ~ €100M Cost Saving per Year for 100k WSpM

Production  
Cost Saving  
*Lot-Lot Statistical  
Overlay Process Control*  
**13% Rework**  
**~ €33M / year**

### 6nm Overlay





### 5nm Overlay



ArFi Rework Cost : ~ €15 / wafer, 100,000 wafers / month, 14 overlay  
critical immersion exposure passes


Die Yield  
Cost Saving  
*Statistical Overlay  
Die Yield*  
**3% Die Yield**  
**~ €67M / year**



Die cost : ~ €3.70, 100,000 wafers / month, Die size = 100mm<sup>2</sup>, ~ 630 die / wafer

# ASML Platform approach enabling Extendability & Upgradability has been an essential factor in ASML success in the Memory sector

## Example : DRAM process migration from D2xM to D1xH



D2xM : 18 immersion layers, 30 dry layers, 6nm On-Product Overlay


D1xH: : 21 immersion layers, 35 dry layers, 4nm On-Product-Overlay, 50% immersion layers critical overlay

## Outline

- Introduction
- ASML value drivers
- **Market opportunity & affordability**




# NVM market transitions & ASML opportunities



# NVM market transitions & ASML opportunities

ASML



## Challenges :

- Memory hole patterning (CDU, ellipticity, slope)
- Wafer stress, & scaling 32 → >96 stacks
- Fab conversion cost & output loss → new fabs


## Market :

- 256Gb → ≥1Tb devices
- High capacity storage e.g. SSDs

## Litho opportunity :

- Stress: overlay, Stacks: alignment & focus
- Capacity additions + installed base upgrades

# NVM market transitions & ASML opportunities



## X-point / ReRAM challenges

- Device type & material selection / properties
- Scaling cell size / cost

## Market


- Initial as SCM 1~10μs 10~100x speed NAND
- Replace NAND at  $\geq 2\text{Tb}$ , < \$50 per TB

## Litho opportunity


- $\leq 10\text{nm}$  scaling with EUV @ 8+ layers
- New fab builds

# Lithography market opportunity for Flash Memory EUV insertion for scaling Planar & 3D, ReRAM

## Relative Exposure Passes




## Relative CapEx / 1k WSpM



# NAND bit cost scaling and customer transition estimates

ASML

Public  
Slide 25  
November 2014



## 3D NAND transition challenges


- Capital expenditure to convert a fab from planar to 3D ~ 4x normal planar node conversion
- >40% reduction in max fab wafer starts capacity
- Lost wafer start output due to conversion downtime

Conclusion: 3D capacity will be largely Greenfield

# Logic market transitions & ASML opportunities


**ASML**

Public  
Slide 26  
November 2014






# Logic market transitions & ASML opportunities




# Logic market opportunity: increased # passes with Multiple-Patterning, higher Litho CapEx with EUV

## Relative # Exposure Passes






## Relative CapEx / 1k WSpM



# Logic Cost / Function returns to historical trends with EUV

## Litho CapEx share grows as multiple patterning costs reduced




NoN = Node on Node

Source: ASML, IC Knowledge, IMEC  
Validated with external consultants

# External sources support the continued growth of Litho


## Historically Litho's share of the equipment market has grown

Litho's share of Wafer Equipment, SEMI



## Independent research analysts expect Litho's share in equipment to increase

Litho's share of Wafer Equipment spend, Gartner



- **Moore's law continues**
  - Strong technology pipeline & competition to continue scaling memory & logic
  - Supported by a large profit pool and incentive to make it happen
- **ASML delivers compelling Customer value**
  - EUV - to enable continued cost effective shrink
  - Holistic Litho – to secure high productivity & yield in high volume manufacturing
  - System upgrades – to enable affordable node transitions
- **Resulting in a great market opportunity**
  - Increasing Litho CapEx / wafer at each new node
  - Growing Litho share of total equipment CapEx spend

ASML

INVESTOR DAY  
**ASML****SMALL****TALK****2014**  
LONDON

